

<b>Notice of References Cited</b>		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		10/707,287	GRAY ET AL.	
Examiner		Art Unit		Page 1 of 1
Magid Y. Dimyan		2825		

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2005/0060672 A1	03-2005	Poechmueller	716/002
*	B	US-6,874,133 B2	03-2005	Gopalakrishnan et al.	716/2
*	C	US-5,406,497 A	04-1995	Altheimer et al.	716/6
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages
	U	Heng, F, et al., "A VLSI Artwork Legalization Technique Based on a New Criterion of Minimum Layout Perturbation", Proceedings of the 1997 International Symposium on Physical Design, pp. 116-121.
	V	Chen, Z, et al. "A Fast Minimum Layout Perturbation Algorithm for Electromigration Reliability Enhancements", 1998 Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 2 - 4, 1998, pp. 56-63.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.